Retrospective on VLSI value scaling and lithography
نویسندگان
چکیده
منابع مشابه
VLSI architecture and design for high performance adaptive video scaling
In this paper, we develop an efficient architecture for video scaling based on the adaptive image scaling algorithm [3] ,[4]. We then develop the design of the computation units and perform synthesis to show that the chip area required to perform scaling from QCIF to 4CIF is about 20mm2 using 0 . 5 ~ technology. In video applications, the data rate involved is extremely high. When the available...
متن کاملAlgorithm and VLSI architecture for high performance adaptive video scaling
We propose an efficient high-performance scaling algorithm based on the oriented polynomial image model. We develop a simple classification scheme that classifies the region around a pixel as an oriented or nonoriented block. Based on this classification, a nonlinear oriented interpolation is performed to obtain high quality video scaling. In addition, we also propose a generalization that can ...
متن کاملScaling and evaluation of carbon nanotube interconnects for VLSI applications
The work in this paper addresses the need to evaluate the impact of emerging interconnect technologies, such as carbon nanotubes (CNTs), in the context of system applications. The critical properties of CNTs are described in terms of equivalent material parameters such that a general methodology of interconnect sizing can be used. This methodology is used to rescale the interlayer dielectric (I...
متن کاملLithography-Induced Limits to Scaling of Design Quality
Quality and value of an IC product are functions of power, performance, area, cost and reliability. The forthcoming 2013 ITRS roadmap observes that while manufacturers continue to enable potential Moore’s Law scaling of layout densities, the “realizable” scaling in competitive products has for some years been significantly less. In this paper, we consider aspects of the question, “To what exten...
متن کاملOn Scaling Rules for Energy of VLSI Polar Encoders and Decoders
It is shown that all polar encoding schemes of rate R > 1 2 of block length N implemented according to the Thompson VLSI model must take energy E ≥ Ω ( N ) . This lower bound is achievable up to polylogarithmic factors using a mesh network topology defined by Thompson and the encoding algorithm defined by Arikan. A general class of circuits that compute successive cancellation decoding adapted ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Micro/Nanolithography, MEMS, and MOEMS
سال: 2019
ISSN: 1932-5150
DOI: 10.1117/1.jmm.18.4.040902